

1 of 2



(10 Marks)

- 6 a. Draw the logic diagram, functional table and timing diagram of master-slave JK flip flop and explain briefly. (10 Marks)
  - b. Explain four bit binary ripple counter with logic and timing diagram.
- 7 a. Design mod-6 synchronous counter by using JK flip-flop, with excitation table. (10 Marks)
  b. Draw and explain Mealy and Moore sequential circuit model and compare mealy and Moore circuit models. (10 Marks)
- 8 a. Design a Mod-6 synchronous counter using clocked T Flip-Flop. (10 Marks)
  - b. Construct the transition table, state table and state diagram for the sequential circuit shown in Fig.Q.8(b). (10 Marks)



- 9 a. Design and draw Mealy model of sequential detector circuit to detect the pattern 101.
  - b. Draw the block diagram of serial adder with accumulator and explain its working operation. (10 Marks)
- **10** a. State the guidelines for construction of state graph.

accumulator.

## (06 Marks)

- b. Draw the block diagram of binary multiplier and explain its working principle. (08 Marks)c. Draw and explain the operation of FPGA implementation of a parallel adder with
  - (06 Marks)

2 of 2